

## 2D Materials



### PAPER

# Large scale MoS<sub>2</sub> nanosheet logic circuits integrated by photolithography on glass

RECEIVED  
10 June 2016

REVISED  
30 August 2016

ACCEPTED FOR PUBLICATION  
20 September 2016

PUBLISHED  
30 September 2016

Hyeokjae Kwon<sup>1</sup>, Pyo Jin Jeon<sup>1</sup>, Jin Sung Kim<sup>1</sup>, Tae-Young Kim<sup>2</sup>, Hoyoel Yun<sup>3</sup>, Sang Wook Lee<sup>3</sup>, Takhee Lee<sup>2</sup> and Seongil Im<sup>1</sup>

<sup>1</sup> Institute of Physics and Applied Physics, Yonsei University, 50, Yonsei-ro, Seodaemun-gu, Seoul 03722, Korea

<sup>2</sup> Department of Physics and Astronomy, Institute of Applied Physics, Seoul National University, Seoul 08826, Korea

<sup>3</sup> Division of Quantum Phases and Devices, School of Physics, Konkuk University, 143-701, Seoul, Korea

E-mail: [semicon@yonsei.ac.kr](mailto:semicon@yonsei.ac.kr)

**Keywords:** large scale, photolithography, CVD-MoS<sub>2</sub> nanosheet, logic circuits, field effect transistor

Supplementary material for this article is available [online](#)

### Abstract


We demonstrate  $500 \times 500 \mu\text{m}^2$  large scale polygrain MoS<sub>2</sub> nanosheets and field effect transistor (FET) circuits integrated using those nanosheets, which are initially grown on SiO<sub>2</sub>/p<sup>+</sup>-Si by chemical vapor deposition but transferred onto glass substrate to be patterned by photolithography. In fact, large scale growth of two-dimensional MoS<sub>2</sub> and its conventional way of patterning for integrated devices have remained as one of the unresolved important issues. In the present study, we achieved maximum linear mobility of  $\sim 9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  from single-domain MoS<sub>2</sub> FET on SiO<sub>2</sub>/p<sup>+</sup>-Si substrate and  $0.5\sim 3.0 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  from large scale MoS<sub>2</sub> sheet transferred onto glass. Such reduced mobility is attributed to the transfer process-induced wrinkles and crevices, domain boundaries, residue on MoS<sub>2</sub>, and loss of the back gate-charging effects that might exist due to SiO<sub>2</sub>/p<sup>+</sup>-Si substrate. Among 16 MoS<sub>2</sub>-based FETs, 13 devices successfully work (yield was more than 80%) producing NOT, NOR, and NAND logic circuits. Inverter (NOT gate) shows quite a high voltage gain over 12 at a supply voltage of 5 V, also displaying 60  $\mu\text{s}$  switching speed in kilohertz dynamics.

### 1. Introduction

After graphene [1, 2], two-dimensional (2D) nanosheet semiconductor materials with discrete bandgap have attracted much attention from many researchers owing to their interesting physical properties and potentials for future nanoscale electronics [3–7]. Like graphene, those 2D semiconductors are formed by mechanical exfoliation using scotch tapes in general. Among many nanosheet materials, molybdenum disulfide (MoS<sub>2</sub>), a transition metal dichalcogenide (TMD) [8–10] semiconductor has been the most extensively studied, since it has displayed excellent carrier mobility, high on/off current ratio, and good subthreshold swing in a field-effect transistor (FET) form with n-type conduction [11–16]. However, fabricating 2D MoS<sub>2</sub> by the mechanical exfoliation limits the length scale only to a few micrometers. So, one of the remaining important issues is how to fabricate such 2D MoS<sub>2</sub> in a large scale, which would open the gate toward more practical applications

enabling conventional photolithography for device/circuit patterning. Several research groups have thus recognized the issue, studying and reporting on the chemical vapor deposition (CVD) of large scale MoS<sub>2</sub> 2D sheets [17–20]. Yet, only a few studies of full photolithographic patterning and integration for polygrain 2D MoS<sub>2</sub>-based devices in large scale have been reported [21, 22], to the best of our limited knowledge.

In the present work, we demonstrate  $500 \times 500 \mu\text{m}^2$  large scale polygrain MoS<sub>2</sub> nanosheets and FET logic circuits integrated using those nanosheets, which are initially grown on SiO<sub>2</sub>/p<sup>+</sup>-Si by CVD but transferred onto glass substrate to be patterned by photolithography. Maximum linear mobility of our single-domain MoS<sub>2</sub> FET  $\sim 9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  on SiO<sub>2</sub>/p<sup>+</sup>-Si substrate but appears reduced to be  $0.5\sim 3.0 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  when MoS<sub>2</sub> sheet is transferred onto glass. It is due to the transfer process-induced wrinkles and crevices [23, 24], domain boundaries [25–28], residue on MoS<sub>2</sub> [29, 30], and loss of the back gate-charging effects [31–35] that might exist due to




SiO<sub>2</sub>/p<sup>+</sup>-Si substrate. Among 16 MoS<sub>2</sub>-based FETs, 13 devices successfully work (yield was more than 80%) producing NOT, NOR, and NAND logic circuits. Inverter (NOT gate) shows quite a high voltage gain over 12 at a supply voltage of 5 V, also displaying 60 μs switching speed in kilohertz dynamics.

## 2. Results and discussion

Optical microscopy (OM) image of figure 1(a) displays CVD-grown MoS<sub>2</sub> flakes covering only partial area of the SiO<sub>2</sub>/p<sup>+</sup>-Si substrate, where a large triangular MoS<sub>2</sub> flake now appears ready for source/drain (S/D) electrode patterning with photoresist (PR) (inset cross section) on. One side of the single triangular MoS<sub>2</sub> flake was longer than 15 μm and the flake thickness was reported to be ~1 nm at the most edge but should not be uniform particularly at the center of triangle since it has gone through nucleation and growth processes starting from central nucleus or seed [17, 36]. Figure 1(b) shows the top view of FET with S/D electrode and Al<sub>2</sub>O<sub>3</sub> capping layer, on which PR-pattern was now ready for gate definition (see inset cross section as bottom gate MoS<sub>2</sub> FET form), while figure 1(c) exhibits a finalized form of top-gate patterned FET with Al<sub>2</sub>O<sub>3</sub> dielectric and Au gate. Figure 1(d) displays the drain current–gate voltage ( $I_D$ – $V_{GS}$ ) transfer curves of top- and bottom-gate FETs, respectively while figure 1(e) shows drain current–drain voltage ( $I_D$ – $V_{DS}$ ) output behavior of top-gate FET which appears very ohmic. Maximum linear mobility ( $\mu_{Max}$ ) is estimated to be ~9 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> as shown in the plot of figure 1(f).

Such mobility value is regarded quite comparable to previous reports [36].


In our study, the transfer of CVD-grown MoS<sub>2</sub> flake/or film was attempted, so that we might fabricate the FETs and integrated circuits on glass in large scale. Figure 2(a) shows the basics of transfer processes, according to which polymeric PMMA spin coating to attach MoS<sub>2</sub> flake is initially implemented and then the solid PMMA with flake can be free by removing SiO<sub>2</sub> film (by KOH solution treatment) [37, 38]. The PMMA-attached MoS<sub>2</sub> is then transferred onto the glass substrate, to be a channel of top-gate FET as respectively shown in figure 2(b) and its inset for top- and bottom-illumination OM images, (gate electrode was indium–tin–oxide (ITO)). The linear mobility of the glass-substrate MoS<sub>2</sub> FET appears limited to only ~0.9 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> (according to figure 2(c) and its inset plot) which is an order of magnitude lower than that of SiO<sub>2</sub>/p<sup>+</sup>-Si-supported MoS<sub>2</sub>. Positive part is that the gate sweep-induced hysteresis becomes as small as 0.6 V on glass while that on SiO<sub>2</sub>/p<sup>+</sup>-Si was as large as ~4 V. We attribute the small hysteresis to the fact that glass substrate does not charge the back channel of top-gate MoS<sub>2</sub> FET while SiO<sub>2</sub>/p<sup>+</sup>-Si substrate may charge the back (bottom) channel somewhat activating bottom interface as well. But no back gate-charging [31–35] makes  $I_D$  and apparent mobility smaller on glass, either. Besides, transfer-induced wrinkles and chemical (PMMA/KOH)-residue on MoS<sub>2</sub> surface influence the mobility in very negative ways [29, 30]. Similar effects have been reported comparing the devices fabricated on SiO<sub>2</sub>/p<sup>+</sup>-Si and glass substrates [39].



**Figure 2.** (a) Schematics of the MoS<sub>2</sub> flake transfer processes using polymeric PMMA spin-coating and KOH solution treatment. (b) Top-illumination OM image of CVD-MoS<sub>2</sub> FET on glass with transparent ITO top-gate electrode. The insets show bottom-illumination OM image and cross section of device structure. (c) Transfer curve of CVD-MoS<sub>2</sub> FET on glass substrate at V<sub>D</sub> = 0.5 and 1 V, respectively. The inset indicates linear mobility plot.

Based on above results of figures 1 and 2, we attempted to cover a 500  $\mu\text{m} \times 500 \mu\text{m}$  large area of glass substrate by CVD MoS<sub>2</sub> growth and flake transfer. Figure 3(a) displays such a large area of MoS<sub>2</sub> grown on SiO<sub>2</sub>/p<sup>+</sup>-Si substrate observed under OM while figure 3(b) does show the same image observed after film transfer onto glass. Triangular flakes grow and are merged to make a large area, but monolayer thickness might be maintained except the small seed areas of large grains (according to Raman spectroscopy results of figure S1, the seed area turns out to have bilayer-thickness). The area coverage was  $\sim 99\%$  in fact, almost covering whole 500  $\mu\text{m} \times 500 \mu\text{m}$  area. Figures 3(c) and (d) respectively show the PR-selected and O<sub>2</sub> plasma etch-patterned MoS<sub>2</sub> areas for FET channels (16 in total). Figures 3(e) and (f) display 16 sets of patterned Au/Ti S/D and gates, respectively. After 50 nm-thick Al<sub>2</sub>O<sub>3</sub> deposition by ALD, we patterned two types of top gate metal with ITO and Au/Ti on Al<sub>2</sub>O<sub>3</sub> to distinguish FETs by optical contrast. Red-dotted area indicates MoS<sub>2</sub> channels covered by S/D, Al<sub>2</sub>O<sub>3</sub> top dielectric, and gate metal. We prepared another set of FET arrays with slightly different gate pattern, which was examined by scanning electron microscopy (SEM) in figure 3(g) and a red-dotted area

(gate region) was magnified in figure 3(h), where many of MoS<sub>2</sub> domain boundaries are observed and indicated by white-dotted lines as an evidence of merged MoS<sub>2</sub> flakes. Lastly, AFM images of C1, C2, and C3 area in figure 3(d) (for MoS<sub>2</sub> channels on glass) are shown in figure 3(i). According to atomic force microscope (AFM) images of figure 3(i), uncovered or crevice areas appear dark and wrinkles look white as probably formed during flake transfer, and central small triangles as MoS<sub>2</sub> seed nuclei are also observed. It is regarded that such wrinkles, crevices (figure 3(i)), and domain boundaries (figure 3(h)) should play as carrier scattering centers together with the chemical residue on MoS<sub>2</sub> surface, decreasing the mobility of FET. Interestingly, little wrinkles and crevices are observed from initial large scale MoS<sub>2</sub> layer on SiO<sub>2</sub>/p<sup>+</sup>-Si substrate as seen in AFM results of figure S2. So, one would expect better mobility results from any large scale patterned MoS<sub>2</sub> FETs on SiO<sub>2</sub>/p<sup>+</sup>-Si substrate. However, in fact, our CVD-grown MoS<sub>2</sub> on SiO<sub>2</sub>/p<sup>+</sup>-Si basically showed inferior adhesion which was not sufficient enough to go through photolithography processes in large scale, while its adhesion on glass becomes strong enough after the layer transfer.




**Figure 3.** Optical microscope images of large area MoS<sub>2</sub>. (a) As-grown state on SiO<sub>2</sub>/p<sup>+</sup>-Si substrate, (b) transferred on glass substrate, (c) PR-selected, (d) patterned MoS<sub>2</sub> area for 16 FET channels by O<sub>2</sub> plasma etching, (e) patterned Au/Ti source/drain electrode, and (f) patterned opaque Au/Ti and transparent ITO top-gate electrode, respectively. SEM images (g) of four of our 16 CVD-MoS<sub>2</sub> FETs and (h) from the corresponding red-dotted area in (g) while white-dotted lines indicate MoS<sub>2</sub> domain boundaries. (i) AFM images of patterned MoS<sub>2</sub> channels in C1, C2, C3 area of figure 3(d).

Figures 4(a) and (b) display the transfer curve characteristics (drain current–gate voltage:  $I_D-V_{GS}$ ) of five Au/Ti- and eight ITO-top gate FETs. Output ( $I_D-V_{DS}$ ) and gate leakage ( $I_G-V_{GS}$ ) characteristics are shown in figure S3. Among total 16 FETs, 13 devices are operating and their threshold voltages ( $V_{Th}$ s) were in a range between  $-1$  and  $-4$  V as shown in the plot in figure 4(c). Three FETs with Au/Ti gate among 16 devices did not properly operate showing too small  $I_D$  current (see figure S4), probably because the patterned channel area incidentally contains too many of MoS<sub>2</sub>-crevice region (e.g. case C2 and C3 in figure 3(i)). Linear mobility of our FETs with Au/Ti and ITO gates are respectively plotted in the insets of figures 4(a) and (b), where the mobility appears scattered in range between  $0.5$  and  $\sim 3$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> (also see figure 4(c) for summary). Figure 4(d) shows a photograph for our 16 FET arrays with S/D and G electrode pads on glass.

Selecting two neighbored (but electrically isolated) FETs with different transfer curves (or mobility) of figures 5(a) and (b), a logic inverter (NOT gate) was formed as shown in an OM image and overlaid circuit of figure 5(c). Here, Au/Ti-gated FET with smaller  $I_D$  plays as a driver while ITO gated FET does as a load.

The load FET appears to show  $\sim 7$  times higher  $I_D$  than that of driver FET according to the inset output characteristics in figures 5(a) and (b). As a result, we obtained voltage transfer characteristics (VTC) of figure 5(d) changing supply voltage ( $V_{DD}$ ) from 2 to 10 V. Maximum voltage gain appears to be  $\sim 16$  at 10 V of  $V_{DD}$  ( $\sim 12$  at 5 V  $V_{DD}$ ) while transition voltage was  $\sim 5$  V. Dynamic inverter switching behavior is well demonstrated at 100 and 1000 Hz under 2 V  $V_{DD}$  in figures 5(e) and (f), respectively, and 60  $\mu$ s switching delay is observed for full 2 V output. Using this inverter, we also attempted to form NAND and NOR logic gates as seen in figures 6(a) and (c), where two different inputs (IN1 and IN2) are employed for circuit operation. For NAND operation, neighbor gate is selected as IN2 beside the driver gate of inverter (IN1) while for NOR application, another FET gate located across the space between two FET arrays is selected as IN2. Figures 6(b) and (d) nicely demonstrate the time domain operation of NAND and NOR logic functions. Based on aforementioned MoS<sub>2</sub> FET, NOT, NAND, and NOR logic integrated circuits, we now regard that our CVD-grown MoS<sub>2</sub> and its transfer method is quite



useful for full photolithography-patterned large scale 2D circuit integrations.

### 3. Conclusion


In summary, we have fabricated CVD-grown 2D MoS<sub>2</sub> FET and logic circuits on glass substrate by PMMA-induced flake transfer and photolithography, aiming at  $500 \times 500 \mu\text{m}^2$  large scale circuit integration. Maximum linear mobility of our single-domain MoS<sub>2</sub> FET was  $\sim 9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  on SiO<sub>2</sub>/p<sup>+</sup>-Si substrate but appears reduced to be  $0.5 \sim 3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  on glass due to the loss of back channel [31–35], transfer process-induced wrinkles [23, 24], domain boundaries [25–28], and chemical residue on MoS<sub>2</sub> [29, 30]. Among 16 MoS<sub>2</sub>-based FETs, 13 devices successfully operate, being able to produce NOT, NOR, and NAND logic circuits. Inverter (NOT gate) shows quite a high voltage gain over 12 at a supply voltage of 5 V, also displaying  $60 \mu\text{s}$  switching speed in kilohertz dynamics. We conclude that our large scale MoS<sub>2</sub> circuit integration by full photolithography and flake

transfer is promising enough to open a new gate for future large area flexible or transparent electronics using 2D semiconducting materials although flawless flake transfer remains as a further study.

### 4. Experimental section

#### 4.1. MoS<sub>2</sub> CVD growth

MoS<sub>2</sub> films in this study were grown by CVD system (Tenaleader CO., Ltd). Our CVD system is composed of dual-heating zones; one heating zone is for Sulfur powder (99.98%, Aldrich) and the other is for MoO<sub>3</sub> powder (99.5%, Aldrich) and SiO<sub>2</sub> substrates. We used substrates which have thermally oxidized 270 nm SiO<sub>2</sub> on highly p-doped silicon. These substrates were cleaned in acetone, 2-propanol for 5 min separately. Lastly, we did ultraviolet ozone cleaning for 5 min. And these substrates were located upside-down with MoO<sub>3</sub> powder ( $\sim 10 \text{ mg}$ ) on a quartz boat. The sulfur powder ( $\sim 400 \text{ mg}$ ) is on a different quartz boat. The sulfur and tri-oxide zones are heated up to  $\sim 150^\circ\text{C}$  and  $\sim 700^\circ\text{C}$  each. In order to remove the




**Figure 5.** Transfer curves of neighboring CVD-MoS<sub>2</sub> FETs with (a) Au/Ti and (b) ITO top-gate, respectively. The insets show output curves of top-gate electrode CVD-MoS<sub>2</sub> FETs with  $V_{GS}$  varying from  $-4$  to  $10$  V. (c) Setup of our depletion-load type inverter device. Inverter circuit is overlaid on OM images. Inset OM shows whole device area. (d) The voltage transfer characteristics (VTCs) of our depletion-load type inverter device under supply voltage ( $V_{DD}$ ) of 2~10 V. The inset indicates the inverter voltage gain ( $= -dV_{OUT}/dV_{IN}$ ). Time domain  $V_{IN}$ - $V_{OUT}$  plots for our inverter switching dynamics as measured with square wave input pulse at (e) 100 Hz and (f) 1 kHz.

contaminants inside the quartz tube, we purged the quartz tube with Ar gas for 1 h (500 sccm) after loading all the ingredients. And then inside the quartz tube was painted as 10 Torr (10 sccm) for the entire growth process.

#### 4.2. Transfer process

As-grown MoS<sub>2</sub> on SiO<sub>2</sub>/p<sup>+</sup>-Si substrate was spin-coated with PMMA (MW = 950000, Sigma-Aldrich) at 3000 rpm for 30 s. The sample was annealed at

180 °C for 2 min. The SiO<sub>2</sub>/p<sup>+</sup>-Si substrate was dipped into KOH solution (0.449 g ml<sup>-1</sup>) at room temperature for 5~6 h to etch SiO<sub>2</sub> layer, so that the PMMA/MoS<sub>2</sub> membrane was floated on the surface of the solution. The PMMA/MoS<sub>2</sub> membrane was washed with deionized water and placed on the glass for drying. After the transfer to the glass, the PMMA residues were removed using acetone. The schematics of transfer process are illustrated as figure 2(a) in detail.



**Figure 6.** Setup of our (a) NAND and (c) NOR logic gate devices. Circuits for NAND and NOR logic are overlaid on OM images. Inset OM shows whole device area. Time domain plots of output voltage for (b) NAND and (d) NOR logic gates. The insets indicate their respective truth tables.

#### 4.3. Device fabrication

The CVD-grown  $\text{MoS}_2$  flakes were patterned by photolithography and  $\text{O}_2$  plasma dry etching process with photoresist layer (AZ GXR-601, AZ electronic materials). For the patterning of our large area  $\text{MoS}_2$  flakes, lift-off layer (300 nm) (LOR 3 A, Micro Chemical) and 1.3  $\mu\text{m}$ -thick photoresist (PR) layer were initially spin-coated at 1000 rpm for 10 s (step 1) and 3000 rpm for 30 s (step 2). Then, lift-off layer and photoresist were baked on hot plate at 140  $^\circ\text{C}$  and 100  $^\circ\text{C}$  for 2 min respectively. After spin coating, we exposed UV light for 2 s using photomask aligner (MDA-400S, MIDAS SYSTEM CO., Ltd) and developed the PR layer for 65 s. Plasma etching process was performed at flow rate of 10 sccm oxygen and 150 W for 3 min in a plasma etching system (CUTE-MP, FEMTO SCIENCE). For the patterning of source (S) and drain (D) ohmic contact electrodes, Au/Ti (50/25 nm) were deposited by DC magnetron sputtering system while those were patterned by photolithography and lift-off process with lift-off layer and photoresist layer. Then, the device was annealed at 250  $^\circ\text{C}$  with  $\text{N}_2$  flow in rapid thermal anneal (RTA) system for 10 min to remove polymer residue and simultaneously to reduce contact resistance. For dielectric layer, 50 nm of  $\text{Al}_2\text{O}_3$  layer was deposited at 100  $^\circ\text{C}$  by atomic layer deposition

(ALD) system using  $\text{H}_2\text{O}$  reactant molecules. The opaque Au/Ti (50 nm/25 nm) bilayer and transparent ITO (75 nm) single layer were deposited and patterned for their top gate (G)-electrodes, respectively by the same photolithography process as that for S and D. The channel width/length ratios were defined to be 12  $\mu\text{m}$ /5  $\mu\text{m}$  for our CVD- $\text{MoS}_2$  FETs. (More details for device fabrication are seen as a step-by-step order in supplementary information).

#### 4.4. Measurements

The device current–voltage ( $I$ – $V$ ) characterizations were carried out by a semiconductor parameter analyzer (HP 4155 C, Agilent Technologies). Electrical dynamics measurements were investigated with a function generator (AFG 310, Sony/Tektronix) and an oscilloscope (TDS210, Tektronix). The topographic image of CVD- $\text{MoS}_2$  on  $\text{SiO}_2/\text{p}^+\text{-Si}$  and glass substrate was characterized by atomic force microscope (AFM, Nanowizard I, JPK Instrument). SEM images were taken with an Field Emission Scanning Electron Microscope (SEM, JSM-7001F, JEOL Ltd). The exact number of layers for each CVD- $\text{MoS}_2$  was characterized by Raman spectroscopy (LabRam Aramis, Horriba Hovin Yvon).

## Acknowledgments

The authors (H Kwon, P J Jeon, J S Kim and S Im) acknowledge the financial support from NRF (NRL program: Grant No. 2014R1A2A1A01004815), from the Ministry of Trade, Industry and Energy (the Global Leading Technology Program: Grant No. 10042433-2012-11), the Yonsei University (Future-leading Research Initiative of 2014: Grant No. 2014-22-0168), The authors (T-Y Kim and T Lee) appreciate the financial support received from the National Creative Research Laboratory program (Grant No. 2012026372) through the National Research Foundation of Korea (NRF) and Brain Korea 21 plus Program.

## References

- [1] Geim A K 2009 Graphene: status and prospects *Science* **324** 1530–4
- [2] Novoselov K S, Jiang D, Schedin F, Booth T J, Khotkevich V V, Morozov S V and Geim A K 2005 Two-dimensional atomic crystals *Proc. Natl Acad. Sci. USA* **102** 10451–3
- [3] Avouris P 2010 Graphene: electronic and photonic properties and devices *Nano Lett.* **10** 4285–94
- [4] Novoselov K S, Geim A K, Morozov S V, Jiang D, Zhang Y, Dubonos S V, Grigorieva I V and Firsov A A 2004 Electric field effect in atomically thin carbon films *Science* **306** 666–9
- [5] Schwierz F 2010 Graphene transistors *Nat. Nanotechnol.* **5** 487–96
- [6] Novoselov K S, Geim A K, Morozov S V, Jiang D, Katsnelson M I, Grigorieva I V, Dubonos S V and Firsov A A 2005 Two-dimensional gas of massless dirac fermions in graphene *Nature* **438** 197–200
- [7] Stankovich S, Dikin D A, Dommett G H B, Kohlhaas K M, Zimney E J, Stach E A, Piner R D, Nguyen S T and Ruoff R S 2006 Graphene-based composite materials *Nature* **442** 282–6
- [8] Coleman J N et al 2011 Two-dimensional nanosheets produced by liquid exfoliation of layered materials *Science* **331** 568–71
- [9] Chhowalla M, Shin H S, Eda G, Li L-J, Loh K P and Zhang H 2013 The chemistry of two-dimensional layered transition metal dichalcogenide nanosheets *Nat. Chem.* **5** 263–75
- [10] Wang Q H, Kalantar-Zadeh K, Kis A, Coleman J N and Strano M S 2012 Electronics and optoelectronics of two-dimensional transition metal dichalcogenides *Nat. Nanotechnol.* **7** 699–712
- [11] Radisavljevic B, Radenovic A, Brivio J, Giacometti V and Kis A 2011 Single-layer MoS<sub>2</sub> transistors *Nat. Nanotechnol.* **6** 147–50
- [12] Yin Z, Li H, Li H, Jiang L, Shi Y, Sun Y, Lu G, Zhang Q, Chen X and Zhang H 2012 Single-layer MoS<sub>2</sub> phototransistors *ACS Nano* **6** 74–80
- [13] Choi K, Lee Y T, Min S-W, Lee H S, Nam T, Kim H and Im S 2013 Direct imprinting of MoS<sub>2</sub> flakes on a patterned gate for nanosheet transistors *J. Mater. Chem. C* **1** 7803–7
- [14] Lee H S, Min S-W, Park M K, Lee Y T, Jeon P J, Kim J H, Ryu S and Im S 2012 MoS<sub>2</sub> nanosheets for top-gate nonvolatile memory transistor channel *Small* **8** 3111–5
- [15] Lee H S, Min S-W, Chang Y-G, Park M K, Nam T, Kim H, Kim J H, Ryu S and Im S 2012 MoS<sub>2</sub> nanosheet phototransistors with thickness-modulated optical energy gap *Nano Lett.* **12** 3695–700
- [16] Choi K et al 2015 Trap density probing on top-gate MoS<sub>2</sub> nanosheet field-effect transistors by photo-excited charge collection spectroscopy *Nanoscale* **7** 5617–23
- [17] Lee Y H et al 2012 Synthesis of large-area MoS<sub>2</sub> atomic layers with chemical vapor deposition *Adv. Mater.* **24** 2320–5
- [18] Zhan Y, Liu Z, Najmaei S, Ajayan P M and Lou J 2012 Large-area vapor-phase growth and characterization of MoS<sub>2</sub> atomic layers on a SiO<sub>2</sub> substrate *Small* **8** 966–71
- [19] Najmaei S, Liu Z, Zhou W, Zou X L, Shi G, Lei S D, Yakobson B I, Idrobo J C, Ajayan P M and Lou J 2013 Vapour phase growth and grain boundary structure of molybdenum disulphide atomic layers *Nat. Mater.* **12** 754–9
- [20] Shi Y, Huang J K, Jin L, Hsu Y T, Yu S F, Li L J and Yang H Y 2013 Selective decoration of Au nanoparticles on monolayer MoS<sub>2</sub> single crystals *Sci. Rep.* **3** 1839
- [21] Yu L et al 2014 Graphene/MoS<sub>2</sub> hybrid technology for large-scale two-dimensional electronics *Nano Lett.* **14** 3055–63
- [22] Zhao J, Chen W, Meng J, Yu H, Liao M, Zhu J, Yang R, Shi D and Zhang G 2016 Integrated flexible and high-quality thin film transistors based on monolayer MoS<sub>2</sub> *Adv. Electron. Mater.* **2** 1500379–84
- [23] Calado V E, Schneider G F, Theulings A M M G, Dekker C and Vandersypen L M K 2012 Formation and control of wrinkles in graphene by the wedging transfer method *Appl. Phys. Lett.* **101** 103116
- [24] Liu N, Pan Z, Fu L, Zhang C, Dai B and Liu Z 2011 The origin of wrinkles on transferred graphene *Nano Res.* **4** 996–1004
- [25] van der Zande A M, Huang P Y, Chenet D A, Berkelbach T C, You Y M, Lee G H, Heinz T F, Reichman D R, Muller D A and Hone J C 2013 Grains and grain boundaries in highly crystalline monolayer molybdenum disulphide *Nat. Mater.* **12** 554–61
- [26] Yu Q et al 2011 Control and characterization of individual grains and grain boundaries in graphene grown by chemical vapour deposition *Nat. Mater.* **10** 443–9
- [27] Yazzyev O V and Louie S G 2010 Electronic transport in polycrystalline graphene *Nat. Mater.* **9** 806–9
- [28] Huang P Y et al 2011 Grains and grain boundaries in single-layer graphene atomic patchwork quilts *Nature* **469** 389–92
- [29] Pirkle A, Chan J, Venugopal A, Hinojos D, Magnuson C W, McDonnell S, Colombo L, Vogel E M, Ruoff R S and Wallace R M 2011 The effect of chemical residues on the physical and electrical properties of chemical vapor deposited graphene transferred to SiO<sub>2</sub> *Appl. Phys. Lett.* **99** 122108
- [30] Suk J W, Lee W H, Lee J, Chou H, Piner R D, Hao Y, Akinwande D and Ruoff R S 2013 Enhancement of the electrical properties of graphene grown by chemical vapor deposition via controlling the effects of polymer residue *Nano Lett.* **13** 1462–7
- [31] Fuhrer M S and Hone J 2013 Measurement of mobility in dual-gated MoS<sub>2</sub> transistors *Nat. Nanotechnol.* **8** 146–7
- [32] Zhu W, Low T, Lee Y-H, Wang H, Farmer D B, Kong J, Xia F and Avouris P 2014 Electronic transport and device prospects of monolayer molybdenum disulphide grown by chemical vapour deposition *Nat. Commun.* **5** 3087
- [33] Liu H, Si M, Najmaei S, Neal A T, Du Y, Ajayan P M, Lou J and Ye P D 2013 Statistical study of deep submicron dual-gated field-effect transistors on monolayer chemical vapor deposition molybdenum disulfide films *Nano Lett.* **13** 2640–6
- [34] Amani M, Chin M L, Birdwell A G, O'Regan T P, Najmaei S, Liu Z, Ajayan P M, Lou J and Dubey M 2013 Electrical performance of monolayer MoS<sub>2</sub> field-effect transistors prepared by chemical vapor deposition *Appl. Phys. Lett.* **102** 193107
- [35] Bao W, Cai X, Kim D, Sridhara K and Fuhrer M S 2013 High mobility ambipolar MoS<sub>2</sub> field-effect transistors: substrate and dielectric effects *Appl. Phys. Lett.* **102** 042104
- [36] Park W, Baik J, Kim T-Y, Cho K, Hong W-K, Shin H-J and Lee T 2014 Photoelectron spectroscopic imaging and device applications of large-area patternable single-layer MoS<sub>2</sub> synthesized by chemical vapor deposition *ACS Nano* **8** 4961–8
- [37] Suk J W, Kitt A, Magnuson C W, Hao Y F, Ahmed S, An J H, Swan A K, Goldberg B B and Ruoff R S 2011 Transfer of CVD-grown monolayer graphene onto arbitrary substrates *ACS Nano* **5** 6916–24
- [38] Reina A, Son H, Jiao L Y, Fan B, Dresselhaus M S, Liu Z F and Kong J 2008 Transferring and identification of single- and few-layer graphene on arbitrary substrates *J. Phys. Chem. C* **112** 17741–4
- [39] Jeon P J, Min S-W, Kim J S, Raza S R A, Choi K, Lee H S, Lee Y T, Hwang D K, Choi H J and Im S 2015 Enhanced device performances of WSe<sub>2</sub>-MoS<sub>2</sub> van der Waals junction p-n diode by fluoropolymer encapsulation *J. Mater. Chem. C* **3** 2751–8